	Bus value				Operation			Write result to			Write bus to		Condition Jump target	
				LOAD AND OR							[V]	AC > 0 AC = 0 AC ≥ 0	Y,D	D
D AC		[X] [Y,D]		XOR ADD				Х			[X] [Y,D] [Y,X]	AC < 0 AC ≠ 0	Y,[D] Y,AC	[D] AC
IN	[D]	[Y,X]	[Y,X++]	SUB	STORE	JUMP	AC	Υ	OUT	[D]	[Y,X++]	AC ≤ 0	Y,IN	IN
Χ	Χ	Χ	-	Х	-	-	Χ	-	-	-	-	-	-	-
Х	Х	-	-	Χ	-	-	-	Х	Х	=	=	-	-	-
X	-	-	Χ	Χ	-	-	-	-	Χ	-	-	-	-	-
X	-	-	-	-	Х	-	-	-	-	Χ	Х	-	-	-
Χ	-	-	-	-	Х	-	-	Χ*	-	Χ	-	-	-	-
-	Χ	Χ	Χ	-	Χ*	-	-	-	-	Χ	Х	-	-	-
-	-	-	-	-	-	Χ	-	-	-	=	=	-	Χ	Х
-	-	-	-	-	-	Χ	-	-	-	-	-	Х	-	X

*ctrl instruction

* <u>AC</u> to X/Y

2017-04-17 Marcel van Kervinck (Last update: 2019-11-25)

AC is the 8-bit accumulator. X and Y are 8-bit addressing registers. IN and OUT are 8-bit I/O

D is the 8-bit operand (internally cached in the Data Register)

X controls address bit 0:7, Y controls address bit 8:15

a,b composes a 16-bit address address 256a+b

[address] is the RAM byte at the given address

Therefore [a,b] is 16-bit addressing and [a] is zero-page addressing

X++ is post-increment of X. Note there's no carry into Y

All ALU operations operate on AC and bus

8-bit jumps stay within the same 256-byte page, except when the jump is from \$xxFF. In that case the jump is into the next page.

A combined memory read and store is the CTRL instruction for the I/O and RAM expander board. It writes to its control register using the address bus for data.

		Operation			Mode	Bus		
	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0
0		LOAD			[D],AC	D		
1		AND			[X],AC	RAM		
2		OR			[Y,D],AC	AC		
3		XOR			[Y,X],AC	IN		
4		ADD			[D],X			
5		SUB			[D],Y			
6					[D],OUT			
7					Y,X++],OU			
0					[D]		[)
1					[X]	undef (or CTRL)		
2					[Y,D]	AC		
3					[Y,X]	IN		
4					[D],X			
5					[D],Y			
6	STORE				[D]			
7					[Y,X++]			
0				Farj	ump	jmp y <i>,bus</i>	[)
1					AC>0	bgt <i>bus</i>]]	0]
2					AC<0	blt <i>bus</i>	А	.C
3					AC≠0	bne <i>bus</i>	II	N
4				Branch -		beq <i>bus</i>		
5					AC≥0	bge <i>bus</i>		
6					AC≤0	ble <i>bus</i> bra <i>bus</i>		
7		JUMP			_ Always			